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Introduction
Finite State Machines (FSMs) are important components of digital systems. Therefore, techniques for area efficient and fast implementation of FSMs are of great interest. The implementation of an FSM is strongly determined by the way codes are assigned to the states of an FSM. The state assignment problem can be stated as that of assigning codes to the states of a finite state machine while optimizing a given criterion. The state assignment problem has received considerable attention from researchers, because it is an important step in the process of sequential circuit synthesis. Some of the reported state assignment tools are NOVA [5] for area minimization of PLA implementations; JEDI [6] for multilevel implementations. Classical approaches for reduction in the Silicon Automation Systems Limited, Bangalore 560 008 complexity of the next state and output functions involve reducing input or output dependencies, state splitting etc. [7, 8] .
The state assignment problem can also be viewed as that of the decomposition of a finite state machine. Recently, decomposition of finite state machine has attracted attention of researchers for area minimization and power reduction. Some of these approaches towards area minimization are Decomposition and Factorization [2] , Modify and Restore [4] and Decomposition as Constrained Covering [3] . The decomposition and factorization approach tries to extract out repetitive parts of finite state machine, implement them only once and pass the control to them whenever a particular transition occurs. Since the repetitive part of finite state machine is implemented only once, it can achieve some area reduction. However, there may not be exact repetitive parts in an FSM. This difficulty is resolved by the Modify and Restore approach which involves modifying the next state and output functions to extract repetitive parts and restoring the original functions using restoring PLA and Ex-OR gates. In this approach, the restoring PLA might itself require a large area. The constrained covering approach has put forward strategies for handling various kinds of topologies such as cascade-cascade, cascade-parallel, parallel-parallel. These approaches are highly dependent on the structure of the machine.
There are essentially two approaches to machine decomposition. If the original state graph is partitioned into several pieces, with each piece being implemented by a separate machine with a wait state, then exactly one machine is active at any instant while the others are in the reset state [1] . In this case, decomposition is viewed as the join of two disjoint partitions on the set of states.
An alternative approach to decompose an FSM is based on factoring the original state graph, and is the focus of this paper. In this paper, we decompose a finite state machine into two interacting machines, for area effective as well as high performance implementation. Contrary to [1] , our decomposition is a factoring of the original machine (with N states) into two much smaller machines (with p N states each) and this factoring can be viewed as the meet of the two orthogonal partitions of the set of states of the original machines. Note that the two smaller machines are both active simultaneously. We solve the decomposition of an FSM as an orthogonal partitioning problem. We demonstrate the effectiveness of our scheme from a comparison of the area and delay of the implementations obtained by our algorithm, with the area and delay of the implementations obtained using conventional state assignment tools. The areas of the implementations we obtain are competitive, while the delays are, on average, considerably smaller.
The organization of the rest of the paper is as follows. In Section 2, we present the decomposition model and give formal definitions in Section 3. In Section 4, the decomposition model is explained with an example. In Section 5, we propose a cost function which is a measure of the area of final implementation, and give theoretical as well as empirical justifications for this cost function. In Section 6, we present a greedy algorithm for the orthogonal partitioning problem (with the proposed cost function). In Section 7, we present the results obtained by running the algorithm on a set of 16 MCNC benchmarks. In Section 8, we conclude the paper by discussing future directions.
Decomposition Model
Any finite state machine M can be described by a 6-tuple M = ; ; Q ; ; ; q reset where, is the input alphabet, is the output alphabet, Q is the set of states, : Q ! Q is the next state function and : Q ! is the next state function. The state q reset is the reset state.
In the classical literature [7, 8] , various models for the decomposition of finite state machines have been proposed, such as parallel, serial, general. We will be considering the decomposition of an FSM into two interacting machines (the general model in [7, 8] ). In Figure 1(a) , we show the Huffman model of a finite state machine, and in Figure 1(b) , we show the decomposed machine.
As shown in Figure 1 (b), the decomposition model consists of three combinational logic blocks, two of which implement next state functions, and the remaining one implements an output function. In Figure 1 (b)i, we show two interacting machines whose next state lines are their outputs, and a combinational network which generates the primary outputs.
Formal Definitions
We describe one way of decomposing an FSM M(,,Q, ,,q reset ) into two interacting machines as shown in Figure 1 
The following proposition states that this composite machine has the same behavior as the original FSM. 
Proof:
The proposition can be proved by induction on length of the input sequence in a routine manner. We demonstrate this decomposition of an FSM with a simple example in the following section.
Example
Consider an FSM whose state transition graph is shown in Figure 2 . In this example, Q = f1; 2; 3; 4g is a set of states. Two partitions satisfying the conditions in Section 3 are A = ff1; 2g; f3; 4gg and B = ff1; 3g; f2; 4gg because their meet is 0 . Here, A 1 = f1; 2g, A 2 = f3; 4g; and B 1 = f1; 3g, B 2 = f2; 4g. 
Figure 3. AND-OR model of Four Level Implementation
It is obvious that structure of the two decomposed machines is governed by underlying partitions. Therefore, to get an effective decomposition, "good" orthogonal partitions need to be determined. In the next section, we describe a cost function associated with an orthogonal partition which we feel is a simple measure of the area of the implementation of the decomposed machines.
The Cost Function
The state transition graph of a decomposed machine may contain parallel edges. If all the parallel directed edges emanating from a state v 1 and terminating on the state v 2 are replaced by single directed edge from v 1 to v 2 , then we get a digraph GV ;E , where V is a set of states. Note, that this digaph is allowed to contain self-loops. The number of edges in the digraph GV ;E is our cost function. We expect that the larger the number of edges in this digraph, the larger will be the number of distinct state transitions, and the larger will be the number of terms in the next state functions. This in turn would imply that the number of edges in the digraph is correlated with the area of the implementation.
We provide two justifications for this simple cost function, first by assuming a particular model for the implementation of the machines, and second by using empirical results obtained after running the standard logic synthesis program SIS.
Justification of the cost function based on a simple implementation model
We present a four level implementation model of the decomposed interacting machines, and show that the area of this implementation is governed by number of edges in the digraph GV ;E .
We will first assume that M A and M B have about p N states each, and are both one-hot coded. In the implementation model, we further assume that the input symbols have already been implemented separately. These input symbols are combined with the state bits to implement next state functions using a four level network as shown in Figure 3 Therefore, the number of transistors in the implementation depends on the number of edges L, which becomes a cost function that can be used to grade the orthogonal partitions. Thus, we conclude that the number of edges in the digraph induced by an orthogonal partition is an indication of the area of implementation of complete machine.
Empirical Justification of the Cost Function
Since we are targeting multi-level logic implementation of the FSM, the number of literals in factored form is a reasonable measure of the area of the implementation. We generated data for multi-level implementations of the MCNC benchmark scf (with 121 states) using 50 randomly generated orthogonal partition pairs. Each decomposition was implemented using the logic synthesis program SIS.
In Figure 4 , we show a plot of literals in factored form versus the number of edges in digraphs of decomposed machines. From this plot, one can observe that the number of edges in the digraph are correlated with the number of literals in factored form. Similar behavior was observed for other benchmarks as well. We took this to be a justification for choosing the number of edges of the digraph as our cost function.
In the next section, we propose a greedy algorithm to reduce the cost function.
The Algorithm
We wish to find orthogonal partitions A ; B such that the number of edges in digraphs corresponding to the machines is small. We propose a greedy algorithm which attempts to minimize the number of edges in the digraphs corresponding to each partition. It is obvious that, if two elements are in the same block of A , then they must be in different blocks of B ; otherwise their meet will not be 0 . The greedy algorithm builds partition A by forcing tightly connected states into the same block, so that the edges between them are replaced by a self-loop. While building the second partition B , states are added one at a time to blocks by doing a local search (on assignments of the state to blocks) to determine which assignment creates the minimum number of additional edges in the directed graph of B .
The pseudo code for the algorithm is shown in Figure 5 . The algorithm simultaneously generates the orthogonal partitions A and B . We assume that we have been provided positive integers n 1 , n 2 , with n 1 n 2 N. The algorithm generates partitions such that A will consist of n 1 blocks, each containing at most n 2 states, and B will consist of n 2 blocks, each containing at most n 1 states.
The routine put in most suitable block() chooses one block among all the available blocks of B , such that when a state is put in that block, the additional number of edges created in the directed graph corresponding to B is minimized. The routine find most adjacent state() returns the state with the maximum number of fan-in edges from the states already in a given block of the first partition A . The following proposition states the complexity of the greedy algorithm. Figure 5 produces two orthogonal partitions in time no more than Inputs: GS; Es = State Transition Graph, Q = Set of states (kQk = N), Es = Set of edges, n 1 0, n 2 0. Outputs: A , B (with k A k = n 1 , k B k = n 2 , kA i k n 2 , kB j k n 1 ).
Proposition 6.1 The greedy algorithm shown in
Steps:
Put in most suitable block(v,G, B ,G B ) . Note that if n 1 = n 2 = p N, the greedy algorithm shown in Figure 5 decomposes the cycle on N vertices into two cycles on p N vertices each, which is an optimal decomposition.
Figure 5. Pseudo code of Greedy Algorithm Generating Orthogonal Partitions
In the next section, we present experimental results and compare the results of our algorithm with those obtained by using conventional state assignment tools.
Results
We implemented our algorithm in a program called DE-COMP. We ran DECOMP on a set of 16 MCNC benchmarks which contains almost all larger FSMs and few small FSMs. This is because, we wish to claim that DECOMP works well for larger FSMs. In each case, DECOMP generated a decomposition of the original N state FSM into two machines with about p N states each. We used one-hot coding to implement each of the decomposed machines using SIS [10] . We used the SIS script script for minimization, followed by full simplify -l to minimize the literal count in the factored forms of the expressions. Finally we mapped the benchmarks using the SIS script script mod.delay and standard libraries given in SIS [10] . The same procedure was followed to produce circuits using JEDI [6] and NOVA [5] . In Table 1 , we show information about the benchmarks and in Table 2 , we show the comparison of the DECOMP results with the JEDI [6] and NOVA [5] results. In Table 2 , we show the area of the multi-level implementation and the maximum delay in the combinational logic. The area figures for DECOMP were obtained by adding the area of decomposed machines as well as output logic. The reported delay for the implementation using DECOMP is the one which is the highest among the next state functions of the decomposed machines and the combined output logic.
From Table 2 we observe that, on an average, DECOMP produces circuits which have 8.52% less area and 81.87% less delay than circuits obtained using JEDI [6] and 4.40% less area and 104.96% less delay than the circuits obtained using NOVA [5] . As compared to ONE-HOT, on an average, DE-COMP produces circuits which have 24.40% less area, while the delays are nearly the same. One can also observe from Table 1 and Table 2 that, for larger MCNC benchmarks, DE-COMP produces circuits which have not only less area, but also less delay.
In Table 2 , consider the implementations of larger FSMs such as c128, planet, s1488, s1494,scf, s510. For c128, NOVA produces the best implementation, since it assigns a code which yields the lowest number of literals after the minimization. In this case, NOVA [5] is able to assign the vertices of the seven dimensional hypercube to the 128 states in an optimum manner. On the other hand, JEDI assigns a gray code which produces a higher number of literals in the next state function. DECOMP implements the 128 state counter as a 12 state and 11 state counter interacting with each other. The implementation of these two counters and the output combinational logic uses less area than JEDI and ONE-HOT implementations. We also note that in the case of the 12 state counter modulo12, NOVA produces a poorer solution compared to DECOMP, which implements the 12 state counter using 4 state and 3 state counter. This implementation via DECOMP uses less area than NOVA and ONE-HOT. However, in this case, JEDI assigns a gray code which produces a smaller number of literals than DECOMP. It is clear that JEDI and NOVA produce good results for particular counters. Note that DECOMP always implements the N state counter using two p N state counters.
In case of planet, s1488, ONE-HOT produces the best results in terms of area. In case of s1488, planet, DECOMP produces better results than JEDI and NOVA considering the area of the implementation while the delays are comparable to ONE-HOT and less than JEDI and NOVA. In case of s1494, JEDI produces the best results area wise, but DE-COMP produces an implementation slightly more expensive area wise, but having the lowest delay. In case of scf and s510, DECOMP produces implementations which not only have smaller areas, but also have smaller delays compared to JEDI, NOVA, ONE-HOT.
In case of small examples such as bbara, bbtas, train11, s27 DECOMP produces implementations which are expensive area wise and the delays obtained are also not significantly less. In the case of small examples, the area saved by using 2 p N instead of N flip-flops is not as significant as it is in case of larger FSMs.
From this discussion, it appears that decomposition can be used as an alternative to conventional state assignment tools for area effective, high performance implementation of larger FSMs.
Conclusions
In this paper, we have described a technique for the decomposition of an N state machine into two interacting p N state machines. We observe that an effective implementation of the original machine can be obtained by one-hot implementations of the two smaller interacting machines, especially when the size of original state machine is large. Based on an empirical study, we observe that decomposition followed by one-hot implementations of the constituent machines can be superior to conventional state assignment tools when area effective and high performance implementations of large state machines are desired. Especially in the case of delays, our results are almost always significantly better than those obtained using conventional state assignment tools. There are several future directions in the study of machine decompositions. First, note that the process of decomposition can be continued to form interactions of a larger number of machines. The implementation of each constituent machine also need not be in the one-hot style. One of the future directions can be decomposition for power reduction. In the case of decomposition, when states are put in a single block of the partition, it can create a number of self-loops in the corresponding machine. In fact, the number of self-loops in both machines can be a good cost function which can be maximized to reduce the power dissipation. Moreover, these selfloops can be implemented separately to disable the clock, and save more power. Also, these self-loop conditions can be used as don't care conditions for implementation of the combinational logic of the machines. There is of course a price to paid in implementing the clock disabling logic, which consumes power, and might lead to additional delays in the clock path and result in an increased clock period. These issues need to be studied further.
